---

jump_label.h

/* SPDX-License-Identifier: GPL-2.0 */ #ifndef _ASM_ARC_JUMP_LABEL_H #define _ASM_ARC_JUMP_LABEL_H #ifndef __ASSEMBLY__ #include <linux/stringify.h> #include <linux/types.h> #define JUMP_LABEL_NOP_SIZE 4 /* * NOTE about '.balign 4': * * To make atomic update of patched instruction available we need to guarantee * that this instruction doesn't cross L1 cache line boundary. * * As of today we simply align instruction which can be patched by 4 byte using * ".balign 4" directive. In that case patched instruction is aligned with one * 16-bit NOP_S if this is required. * However 'align by 4' directive is much stricter than it actually required. * It's enough that our 32-bit instruction don't cross L1 cache line boundary / * L1 I$ fetch block boundary which can be achieved by using * ".bundle_align_mode" assembler directive. That will save us from adding * useless NOP_S padding in most of the cases. * * TODO: switch to ".bundle_align_mode" directive using whin it will be * supported by ARC toolchain. */ static __always_inline bool arch_static_branch(struct static_key *key, bool branch) { asm goto(".balign "__stringify(JUMP_LABEL_NOP_SIZE)" \n" "1: \n" "nop \n" ".pushsection __jump_table, \"aw\" \n" ".word 1b, %l[l_yes], %c0 \n" ".popsection \n" : : "i" (&((char *)key)[branch]) : : l_yes); return false; l_yes: return true; } static __always_inline bool arch_static_branch_jump(struct static_key *key, bool branch) { asm goto(".balign "__stringify(JUMP_LABEL_NOP_SIZE)" \n" "1: \n" "b %l[l_yes] \n" ".pushsection __jump_table, \"aw\" \n" ".word 1b, %l[l_yes], %c0 \n" ".popsection \n" : : "i" (&((char *)key)[branch]) : : l_yes); return false; l_yes: return true; } typedef u32 jump_label_t; struct jump_entry { jump_label_t code; jump_label_t target; jump_label_t key; }; #endif /* __ASSEMBLY__ */ #endif

---

docroot: /var/www/469ed2f6-4d4b-4a8a-9f5e-ee4ef04d3bc8/public_html

---

curdir: /usr/src/linux-headers-6.8.0-100/arch/arc/include/asm

	.		4096
	..		4096
X	Kbuild		153
X	arcregs.h		9658
X	asm-offsets.h		165
X	asserts.h		958
X	atomic-llsc.h		2778
X	atomic-spinlock.h		2944
X	atomic.h		658
X	atomic64-arcv2.h		5701
X	barrier.h		1376
X	bitops.h		3782
X	bug.h		819
X	cache.h		3604
X	cacheflush.h		2432
X	checksum.h		2371
X	cmpxchg.h		3197
X	current.h		548
X	delay.h		1896
X	disasm.h		3813
X	dma.h		218
X	dsp-impl.h		3860
X	dsp.h		796
X	dwarf.h		1063
X	elf.h		1935
X	entry-arcv2.h		7893
X	entry-compact.h		9677
X	entry.h		4525
X	exec.h		264
X	fb.h		132
X	fpu.h		1125
X	futex.h		3611
X	highmem.h		1422
X	hugepage.h		2190
X	io.h		6215
X	irq.h		736
X	irqflags-arcv2.h		3491
X	irqflags-compact.h		4411
X	irqflags.h		363
X	jump_label.h		1960
X	kdebug.h		254
X	kgdb.h		1239
X	kprobes.h		1087
X	linkage.h		1484
X	mach_desc.h		1943
X	mmu-arcv2.h		2494
X	mmu.h		470
X	mmu_context.h		5568
X	module.h		428
X	page.h		3300
X	pci.h		360
X	perf_event.h		2050
X	pgalloc.h		2888
X	pgtable-bits-arcv2.h		4906
X	pgtable-levels.h		5569
X	pgtable.h		780
X	processor.h		3035
X	ptrace.h		4495
X	sections.h		261
X	serial.h		498
X	setup.h		1235
X	shmparam.h		296
X	smp.h		3913
X	spinlock.h		8580
X	spinlock_types.h		905
X	stacktrace.h		1178
X	string.h		1036
X	switch_to.h		553
X	syscall.h		1770
X	syscalls.h		547
X	thread_info.h		3432
X	timex.h		362
X	tlb.h		262
X	tlbflush.h		1654
X	uaccess.h		15916
X	unaligned.h		625
X	unwind.h		3446
X	vermagic.h		157
X	vmalloc.h		87