---

hazards.h

/* * This file is subject to the terms and conditions of the GNU General Public * License. See the file "COPYING" in the main directory of this archive * for more details. * * Copyright (C) 2003, 04, 07 Ralf Baechle <ralf@linux-mips.org> * Copyright (C) MIPS Technologies, Inc. * written by Ralf Baechle <ralf@linux-mips.org> */ #ifndef _ASM_HAZARDS_H #define _ASM_HAZARDS_H #include <linux/stringify.h> #include <asm/compiler.h> #define ___ssnop \ sll $0, $0, 1 #define ___ehb \ sll $0, $0, 3 /* * TLB hazards */ #if (defined(CONFIG_CPU_MIPSR2) || defined(CONFIG_CPU_MIPSR5) || \ defined(CONFIG_CPU_MIPSR6)) && \ !defined(CONFIG_CPU_CAVIUM_OCTEON) && !defined(CONFIG_CPU_LOONGSON64) /* * MIPSR2 defines ehb for hazard avoidance */ #define __mtc0_tlbw_hazard \ ___ehb #define __mtc0_tlbr_hazard \ ___ehb #define __tlbw_use_hazard \ ___ehb #define __tlb_read_hazard \ ___ehb #define __tlb_probe_hazard \ ___ehb #define __irq_enable_hazard \ ___ehb #define __irq_disable_hazard \ ___ehb #define __back_to_back_c0_hazard \ ___ehb /* * gcc has a tradition of misscompiling the previous construct using the * address of a label as argument to inline assembler. Gas otoh has the * annoying difference between la and dla which are only usable for 32-bit * rsp. 64-bit code, so can't be used without conditional compilation. * The alternative is switching the assembler to 64-bit code which happens * to work right even for 32-bit code... */ #define instruction_hazard() \ do { \ unsigned long tmp; \ \ __asm__ __volatile__( \ " .set push \n" \ " .set "MIPS_ISA_LEVEL" \n" \ " dla %0, 1f \n" \ " jr.hb %0 \n" \ " .set pop \n" \ "1: \n" \ : "=r" (tmp)); \ } while (0) #elif (defined(CONFIG_CPU_MIPSR1) && !defined(CONFIG_MIPS_ALCHEMY)) || \ defined(CONFIG_CPU_BMIPS) /* * These are slightly complicated by the fact that we guarantee R1 kernels to * run fine on R2 processors. */ #define __mtc0_tlbw_hazard \ ___ssnop; \ ___ssnop; \ ___ehb #define __mtc0_tlbr_hazard \ ___ssnop; \ ___ssnop; \ ___ehb #define __tlbw_use_hazard \ ___ssnop; \ ___ssnop; \ ___ssnop; \ ___ehb #define __tlb_read_hazard \ ___ssnop; \ ___ssnop; \ ___ssnop; \ ___ehb #define __tlb_probe_hazard \ ___ssnop; \ ___ssnop; \ ___ssnop; \ ___ehb #define __irq_enable_hazard \ ___ssnop; \ ___ssnop; \ ___ssnop; \ ___ehb #define __irq_disable_hazard \ ___ssnop; \ ___ssnop; \ ___ssnop; \ ___ehb #define __back_to_back_c0_hazard \ ___ssnop; \ ___ssnop; \ ___ssnop; \ ___ehb /* * gcc has a tradition of misscompiling the previous construct using the * address of a label as argument to inline assembler. Gas otoh has the * annoying difference between la and dla which are only usable for 32-bit * rsp. 64-bit code, so can't be used without conditional compilation. * The alternative is switching the assembler to 64-bit code which happens * to work right even for 32-bit code... */ #define __instruction_hazard() \ do { \ unsigned long tmp; \ \ __asm__ __volatile__( \ " .set push \n" \ " .set mips64r2 \n" \ " dla %0, 1f \n" \ " jr.hb %0 \n" \ " .set pop \n" \ "1: \n" \ : "=r" (tmp)); \ } while (0) #define instruction_hazard() \ do { \ if (cpu_has_mips_r2_r6) \ __instruction_hazard(); \ } while (0) #elif defined(CONFIG_MIPS_ALCHEMY) || defined(CONFIG_CPU_CAVIUM_OCTEON) || \ defined(CONFIG_CPU_LOONGSON2EF) || defined(CONFIG_CPU_LOONGSON64) || \ defined(CONFIG_CPU_R10000) || defined(CONFIG_CPU_R5500) /* * R10000 rocks - all hazards handled in hardware, so this becomes a nobrainer. */ #define __mtc0_tlbw_hazard #define __mtc0_tlbr_hazard #define __tlbw_use_hazard #define __tlb_read_hazard #define __tlb_probe_hazard #define __irq_enable_hazard #define __irq_disable_hazard #define __back_to_back_c0_hazard #define instruction_hazard() do { } while (0) #elif defined(CONFIG_CPU_SB1) /* * Mostly like R4000 for historic reasons */ #define __mtc0_tlbw_hazard #define __mtc0_tlbr_hazard #define __tlbw_use_hazard #define __tlb_read_hazard #define __tlb_probe_hazard #define __irq_enable_hazard #define __irq_disable_hazard \ ___ssnop; \ ___ssnop; \ ___ssnop #define __back_to_back_c0_hazard #define instruction_hazard() do { } while (0) #else /* * Finally the catchall case for all other processors including R4000, R4400, * R4600, R4700, R5000, RM7000, NEC VR41xx etc. * * The taken branch will result in a two cycle penalty for the two killed * instructions on R4000 / R4400. Other processors only have a single cycle * hazard so this is nice trick to have an optimal code for a range of * processors. */ #define __mtc0_tlbw_hazard \ nop; \ nop #define __mtc0_tlbr_hazard \ nop; \ nop #define __tlbw_use_hazard \ nop; \ nop; \ nop #define __tlb_read_hazard \ nop; \ nop; \ nop #define __tlb_probe_hazard \ nop; \ nop; \ nop #define __irq_enable_hazard \ ___ssnop; \ ___ssnop; \ ___ssnop #define __irq_disable_hazard \ nop; \ nop; \ nop #define __back_to_back_c0_hazard \ ___ssnop; \ ___ssnop; \ ___ssnop #define instruction_hazard() do { } while (0) #endif /* FPU hazards */ #if defined(CONFIG_CPU_SB1) #define __enable_fpu_hazard \ .set push; \ .set mips64; \ .set noreorder; \ ___ssnop; \ bnezl $0, .+4; \ ___ssnop; \ .set pop #define __disable_fpu_hazard #elif defined(CONFIG_CPU_MIPSR2) || defined(CONFIG_CPU_MIPSR5) || \ defined(CONFIG_CPU_MIPSR6) #define __enable_fpu_hazard \ ___ehb #define __disable_fpu_hazard \ ___ehb #else #define __enable_fpu_hazard \ nop; \ nop; \ nop; \ nop #define __disable_fpu_hazard \ ___ehb #endif #ifdef __ASSEMBLY__ #define _ssnop ___ssnop #define _ehb ___ehb #define mtc0_tlbw_hazard __mtc0_tlbw_hazard #define mtc0_tlbr_hazard __mtc0_tlbr_hazard #define tlbw_use_hazard __tlbw_use_hazard #define tlb_read_hazard __tlb_read_hazard #define tlb_probe_hazard __tlb_probe_hazard #define irq_enable_hazard __irq_enable_hazard #define irq_disable_hazard __irq_disable_hazard #define back_to_back_c0_hazard __back_to_back_c0_hazard #define enable_fpu_hazard __enable_fpu_hazard #define disable_fpu_hazard __disable_fpu_hazard #else #define _ssnop() \ do { \ __asm__ __volatile__( \ __stringify(___ssnop) \ ); \ } while (0) #define _ehb() \ do { \ __asm__ __volatile__( \ __stringify(___ehb) \ ); \ } while (0) #define mtc0_tlbw_hazard() \ do { \ __asm__ __volatile__( \ __stringify(__mtc0_tlbw_hazard) \ ); \ } while (0) #define mtc0_tlbr_hazard() \ do { \ __asm__ __volatile__( \ __stringify(__mtc0_tlbr_hazard) \ ); \ } while (0) #define tlbw_use_hazard() \ do { \ __asm__ __volatile__( \ __stringify(__tlbw_use_hazard) \ ); \ } while (0) #define tlb_read_hazard() \ do { \ __asm__ __volatile__( \ __stringify(__tlb_read_hazard) \ ); \ } while (0) #define tlb_probe_hazard() \ do { \ __asm__ __volatile__( \ __stringify(__tlb_probe_hazard) \ ); \ } while (0) #define irq_enable_hazard() \ do { \ __asm__ __volatile__( \ __stringify(__irq_enable_hazard) \ ); \ } while (0) #define irq_disable_hazard() \ do { \ __asm__ __volatile__( \ __stringify(__irq_disable_hazard) \ ); \ } while (0) #define back_to_back_c0_hazard() \ do { \ __asm__ __volatile__( \ __stringify(__back_to_back_c0_hazard) \ ); \ } while (0) #define enable_fpu_hazard() \ do { \ __asm__ __volatile__( \ __stringify(__enable_fpu_hazard) \ ); \ } while (0) #define disable_fpu_hazard() \ do { \ __asm__ __volatile__( \ __stringify(__disable_fpu_hazard) \ ); \ } while (0) /* * MIPS R2 instruction hazard barrier. Needs to be called as a subroutine. */ extern void mips_ihb(void); #endif /* __ASSEMBLY__ */ #endif /* _ASM_HAZARDS_H */

---

docroot: /var/www/469ed2f6-4d4b-4a8a-9f5e-ee4ef04d3bc8/public_html

---

curdir: /usr/src/linux-headers-6.8.0-117/arch/mips/include/asm

	.		12288
	..		4096
X	Kbuild		392
X	abi.h		853
X	addrspace.h		4039
X	amon.h		409
X	arch_hweight.h		792
X	asm-eva.h		7343
X	asm-offsets.h		35
X	asm-prototypes.h		318
X	asm.h		7287
X	asmmacro-32.h		2531
X	asmmacro-64.h		1254
X	asmmacro.h		14646
X	atomic.h		8015
X	barrier.h		3507
X	bcache.h		2086
X	bitops.h		11452
X	bitrev.h		608
X	bmips-spaces.h		268
X	bmips.h		3097
X	bootinfo.h		4928
X	branch.h		2503
X	break.h		787
X	bug.h		759
X	bugs.h		527
X	cache.h		810
X	cacheflush.h		5102
X	cacheops.h		3801
X	cdmm.h		3761
X	cevt-r4k.h		823
X	checksum.h		5791
X	clocksource.h		273
X	cmp.h		492
X	cmpxchg.h		8896
X	compat-signal.h		640
X	compat.h		3528
X	compiler.h		2669
X	cop2.h		1505
X	cpu-features.h		22738
X	cpu-info.h		6303
X	cpu-type.h		3869
X	cpu.h		16698
X	cpufeature.h		510
X	debug.h		447
	dec		4096
X	delay.h		841
X	div64.h		2223
X	dma-direct.h		255
X	dma-mapping.h		349
X	dma.h		10047
X	dmi.h		547
X	ds1287.h		333
X	dsemul.h		3595
X	dsp.h		1747
X	edac.h		839
X	elf.h		15559
X	elfcore-compat.h		841
X	errno.h		429
X	eva.h		796
X	exec.h		579
X	extable.h		241
X	fb.h		859
X	fixmap.h		2221
X	floppy.h		1609
X	fpregdef.h		2151
X	fpu.h		7332
X	fpu_emulator.h		4844
X	ftrace.h		2767
X	futex.h		5557
	fw		4096
X	ginvt.h		1159
X	gio_device.h		1411
X	gt64120.h		19218
X	hardirq.h		544
X	hazards.h		8646
X	highmem.h		1741
X	hpet.h		1974
X	hugetlb.h		2283
X	hw_irq.h		475
X	i8259.h		2440
X	idle.h		727
X	inst.h		2398
X	io.h		16774
	ip32		4096
X	irq.h		2257
X	irq_cpu.h		427
X	irq_gt641xx.h		2074
X	irq_regs.h		540
X	irqflags.h		4206
X	isa-rev.h		556
X	isadep.h		573
X	jazz.h		8192
X	jazzdma.h		2826
X	jump_label.h		1692
X	kdebug.h		303
X	kexec.h		1495
X	kgdb.h		1218
X	kprobes.h		1622
X	kvm_host.h		30264
X	kvm_types.h		184
X	linkage.h		306
X	local.h		4822
X	maar.h		4270
	mach-ath25		4096
	mach-ath79		4096
	mach-au1x00		4096
	mach-bcm47xx		4096
	mach-bcm63xx		4096
	mach-bmips		4096
	mach-cavium-octeon		4096
	mach-cobalt		4096
	mach-db1x00		4096
	mach-dec		4096
	mach-generic		4096
	mach-ingenic		4096
	mach-ip22		4096
	mach-ip27		4096
	mach-ip28		4096
	mach-ip30		4096
	mach-ip32		4096
	mach-jazz		4096
	mach-lantiq		4096
	mach-loongson2ef		4096
	mach-loongson32		4096
	mach-loongson64		4096
	mach-malta		4096
	mach-n64		4096
	mach-pic32		4096
	mach-ralink		4096
	mach-rc32434		4096
	mach-rm		4096
	mach-sibyte		4096
	mach-tx49xx		4096
X	machine.h		2795
X	mc146818-time.h		3779
X	mc146818rtc.h		450
	mips-boards		4096
X	mips-cm.h		17441
X	mips-cpc.h		5766
X	mips-cps.h		6363
X	mips-gic.h		12387
X	mips-r2-to-r6-emul.h		2095
X	mips_mt.h		707
X	mipsmtregs.h		11150
X	mipsprom.h		2146
X	mipsregs.h		97510
X	mmiowb.h		194
X	mmu.h		555
X	mmu_context.h		6205
X	mmzone.h		464
X	module.h		2388
X	msa.h		7893
X	msc01_ic.h		6709
	octeon		4096
X	paccess.h		3140
X	page.h		6757
	pci		4096
X	pci.h		3738
X	perf_event.h		336
X	pgalloc.h		2580
X	pgtable-32.h		10229
X	pgtable-64.h		10075
X	pgtable-bits.h		7885
X	pgtable.h		18985
X	pm-cps.h		1515
X	pm.h		3871
X	prefetch.h		2148
X	processor.h		11233
X	prom.h		706
X	ptrace.h		5685
X	r4k-timer.h		604
X	r4kcache.h		11468
X	reboot.h		440
X	reg.h		26
X	regdef.h		2693
X	rtlx.h		2079
X	seccomp.h		810
X	setup.h		969
	sgi		4096
X	sgialib.h		1743
X	sgiarcs.h		14022
X	shmparam.h		352
	sibyte		4096
X	sigcontext.h		1060
X	signal.h		1126
X	sim.h		2070
X	smp-cps.h		1076
X	smp-ops.h		2296
X	smp.h		3759
	sn		4096
X	sni.h		7439
X	socket.h		1377
X	sparsemem.h		486
X	spinlock.h		822
X	spinlock_types.h		188
X	spram.h		254
X	stackframe.h		11067
X	stackprotector.h		1022
X	stacktrace.h		2199
X	string.h		692
X	switch_to.h		4455
X	sync.h		7823
X	syscall.h		3703
X	syscalls.h		1313
X	thread_info.h		6753
X	time.h		1617
X	timex.h		2938
X	tlb.h		613
X	tlbdebug.h		403
X	tlbex.h		1014
X	tlbflush.h		1683
X	tlbmisc.h		320
X	topology.h		619
X	traps.h		2443
	txx9		4096
X	txx9irq.h		682
X	txx9pio.h		592
X	txx9tmr.h		1560
X	types.h		459
X	uaccess.h		15028
X	uasm.h		9664
X	unaligned-emul.h		26856
X	unistd.h		1901
X	unroll.h		2860
X	uprobes.h		1141
	vdso		4096
X	vdso.h		1469
X	vermagic.h		2108
X	vga.h		1291
X	vmalloc.h		90
X	vpe.h		2783
X	watch.h		827
X	wbflush.h		694
	xtalk		4096
X	yamon-dt.h		1717